William Stallings Computer Organization and Architecture

Chapter 11 – 11.3 CPU Structure and Function

CPU Structure

₩CPU must:

□ Fetch instructions
 □ Interpret instructions
 □ Fetch data
 □ Process data


⊡Write data


Registers

- #CPU must have some working space (temporary storage)
- % Called registers
- %Number and function vary between processor designs
- **#**One of the major design decisions
- **#**Top level of memory hierarchy

User Visible Registers

#General Purpose#Data#Address#Condition Codes





How Many GP Registers?

#Between 8 - 32

#Fewer = more memory references

#More does not reduce memory references and takes up processor real estate

₿See also RISC

How big?

₭Large enough to hold full address
₭Large enough to hold full word
೫Often possible to combine two data registers
△C programming
△double int a;
△long int a;

Condition Code Registers

Sets of individual bits
△e.g. result of last operation was zero
Can be read (implicitly) by programs
△e.g. Jump if zero
Can not (usually) be set by programs

Control & Status Registers

%Program Counter%Instruction Decoding Register%Memory Address Register%Memory Buffer Register


#Quick quiz: what do these all do?


Program Status Word (PSW)

₩A set of bits
ℋIncludes Condition Codes
△Sign of last result
△Zero
△Carry
△Equal
△Overflow
△Interrupt enable/disable
△Supervisor

Supervisor Mode

Intel ring zero
#Kernel mode
#Allows privileged instructions to execute
#Used by operating system
#Not available to user programs





Example Microprocessors – Register Organization MC68000

₩Motorola MC68000

⊠Noted for being an orthogonal architecture

⊠8 32-bit general purpose data registers

△8 32-bit address registers

⊠Some used as stack pointers, OS

⊠32-bit program counter

⊡16-bit status register

□ Nice clean architecture, no messy segmentation

Example Microprocessors – Register Organization 8086

#Intel 8086

⊡Other extreme from MC68000, lots of specific registers

⊡16-bit flags, Instruction Pointer

⊡General Registers, 16 bits

⊠AX – Accumulator, favored in calculations

⊠BX – Base, normally holds an address of a variable or func

⊠CX – Count, normally used for loops

⊠DX – Data, normally used for multiply/divide

Example Microprocessors – Register Organization 8086

Segment, 16 bits

- □SS Stack, base segment of stack in memory
- □CS Code, base location of code
- □DS Data, base location of variable data
- ES Extra, additional location for memory data

HIndex, 16 bits

- △ BP Base Pointer, offset from SS for locating subroutines
- SP Stack Pointer, offset from SS for top of stack
- □SI Source Index, used for copying data/strings
- DI Destination Index, used for copy data/strings

Move to 32 bit registers in 80386 complicated things a bit for backward compatibility

Instruction Cycle - Indirect Cycle

Instruction Cycle

☐ In the Fetch Portion, there are three ways to handle addressing in the instruction


⊠Immediate Addressing – Operand is directly present in the instruction, e.g. ADD 5 = "Add 5 to Acc"


- Direct Addressing The operand contains an address with the data, e.g. ADD 100h = "Add (Contents of Mem Location 100)"
 - Downside: Need to fit entire address in the instruction, may limit address space

☑ Indirect Addressing – The operand contains an address, and that address contains the address of the data, e.g. Add (100h) = "The data at memory location 100 is an address. Go to the address stored there and get that data and add it to the Acc."

- Downside: Requires more memory accesses
- Upside: Can store a full address at memory location 100
- Can also do Indirect Addressing with registers

Indirect Addressing can be thought of as additional instruction subcycle





Data Flow (Instruction Fetch)

Depends on CPU designH general:

#Fetch

△PC contains address of next instruction


☐Address moved to MAR

⊠Address placed on address bus


⊡Control unit requests memory read


□ Result placed on data bus, copied to MBR, then to IR

Meanwhile PC incremented by 1



☐ Result (operand at the address) moved to MBR





Data Flow (Execute)

#May take many forms
#Depends on instruction being executed
#May include
Memory read/write
Memory read/write
Memory rout/Output
Register transfers
ALU operations

Data Flow (Interrupt)

- ₩ Simple
- ¥ Predictable
- ₭ Repeat the following for all registers that need saving
 □ Contents of register copied to MBR
 □ Special memory location (e.g. stack pointer) loaded to MAR
 □ MBR written to memory
 - ☐ Increment stack pointer
- **#** PC loaded with address of interrupt handling routine
- **X** Next instruction (first of interrupt handler) can be fetched

