

CS448



Ideal Pipeline Performance

• If stages are perfectly balanced:

 $TimePerInstruction = \frac{TimePerInstruction_{Unpiped}}{Number_Pipeline_Stages}$

- The more stages the better?
 - Each stage typically corresponds to a clock cycle
 - Stages will not be perfectly balanced - Synchronous: Slowest stage will dominate time
 - Many hazards await us
- Two ways to view pipelining
 - Reduced CPI (when going from non-piped to pipelined)
 - Reduced Cycle Time (when increasing pipeline depth)

Ideal Pipeline Performance

- Implemented completely in hardware - Exploits parallelism in a sequential instruction stream
- Invisible to the programmer!
 - Not so for other forms of parallelism we will see
 - Not invisible to programmer looking to optimize
 - Compiler must become aware of pipelining issues
- All modern machines use pipelines
 - Widely used in 80's
 - Multiple pipelines in 90's

	DI	LX I	nstru	ctior	IS		
I-Type 6	5	5	16				
Opcode	rs1	rd	Imme	diate			
Loads & Stores rd ← rs op Conditional Bra rs1 is the con	immedi inches ndition i	ate register o	M T checked,	lostly ju ype for 1 rd unuse	st look at l now ed, immedia	Late is of	ffset
R-Type and J-I	ype 5	5	5	11			
Opcode	rs1	rs2	rd		func		
Oncode	Offs	et addeo	to PC				
-1							5



Unpipeline	d DLX	
 3. EX - Execution / Effective A There are four operations depending from the previous stage Memory Reference 	ddress Cycle ing on the opcode decoded	• 4.
• ALUOutput ← A + Imm	; Compute effective address	_
 Register-Register ALU Operation 	1	
 ALUOutput ← A func B 	; e.g. R1 + R2	
 Register-Immediate ALU Operation 	on	_
• ALUOutput ← A op Imm	; e.g. R1 + 10	
– Branch		
 ALUOutput ← NPC + Imm 	; PC based offset	
 Cond ← A op 0 	; e.g. op is == for BEQZ	
 Note that the load/store architecture of I and execution cycles can be combined in instruction needs to simultaneously calc ALU op 	DLX means that effective address nto one clock cycle since no ulate a data address and perform an	







Unpipelined DLX Implementation

- Most instructions require five cycles
- Branch and Store require four clock cycles – Which aren't needed?
 - Reduces CPI to 4.83 using 12% branch, 5% store frequency

11

- Other optimizations possible
- Control Unit for five cycles?
 - Finite State Machine
 - Microcode (Intel)

Why do we need Control?

- Clock pulse controls when cycles operate
 - Control determines which stages can function, what data is passed on
 - Registers are enabled or disabled via control
 - Memory has read or write lines set via control
 - Multiplexers, ALU, etc. must be selected
 COND selects if MUX is enabled or not for new PC value
- Control mostly ignored in the book
 - We'll do the same, but remember... it's a complex and important implementation issue



Important Pipeline Characteristics

• Latency

- Time required for an instruction to propagate through the pipeline
- Based on the Number of Stages * Cycle Time
- Dominant if there are lots of exceptions / hazards, i.e. we have to constantly be re-filling the pipeline
- Throughput
 - The rate at which instructions can start and finish
 - Dominant if there are few exceptions and hazards, i.e. the pipeline stays mostly full
- Note we need an increased memory bandwidth over the non-pipelined processor

14

16

Pipelining Example

- Assume the 5 stages take time 10ns, 8ns, 10ns, 10ns, and 7ns respectively
- Unpipelined
 - Ave instr execution time = 10+8+10+10+7=45 ns
- Pipelined
 - Each stage introduces some overhead, say 1ns per stage
 - We can only go as fast as the slowest stage!
 - Each stage then takes 11ns; in steady state we execute each instruction in 11ns
 - Speedup = UnpipelinedTime / Pipelined Time = 45ns / 11ns = 4.1 times or about a 4X speedup

Note: Actually a higher latency for pipelined instructions!

Pipelining Hazards

- Unfortunately, the picture presented so far is a bit too good to be true... we have problems with **hazards**
- Structural
 - Resource conflicts when the hardware can't support all combinations of overlapped stages
 - e.g. Might use ALU to add PC to PC and execute op
- Data
 - An instruction depends on the results of some previous instruction that is still being processed in the pipeline
 - e.g. R1 = R2 + R3; R4 = R1 + R6; problem here?
- Control

- Branches and other instructions that change the PC
- If we branch, we may have the wrong instructions in the
 - pipeline



– IF might use the ALU which conflicts with EX

17

19

Dealing with Hazards

• One solution: Stall

- Let the instructions later in the stage continue, and stall the earlier instruction
 - Need to do in this order, since if we stalled the later instructions, they would become a bottleneck and nothing else could move out of the pipeline
- Once the problem is cleared, the stall is cleared
- Often called a pipeline bubble since it floats through the pipeline but does no useful work

18

• Stalls increase the CPI from its ideal value of 1

Structural Hazard Example

- Consider a CPU with a single memory pipeline for data and instructions
 - If an instruction contains a data memory reference, it will conflict with the instruction fetch
 - We will introduce a bubble while the latter instruction waits for the first instruction to finish

Structural Hazard Example





Alternate Depiction of Stall

Instruction										
	1	1		+	5		1	. 8		11
Load instruction	11	.10	EX	MEM	7015					
buteatim (+1		· F	10	EX.	MEM	WB-				
Instruction r+2			- F	iB	ii.N.	NEN	WR.			
Instruction (+ 3.				. 198.3	10	10	152	MEM	VS.	
Instruction (+4						ŦĒ	ID:	$\pm X$	MEM	WB
Instruction 7+5							17	TD .	FX	MEN
Instruction (+ 6								¥.	43	EX.

Avoiding Structural Hazards

- How can we avoid structural hazards?
 - Issue of cost for the designer
 - E.g. allow multiple access paths to memory
 Separate access to instructions from data
 - Build multiple ALU or other functional units
- Don't forget the cost/performance tradeoff and Amdahl's law
 - If we don't encounter structural hazards often, it might not be worth the expense to design hardware to address it, instead just handle it with a stall or other method

23

Measuring Performance with Stalls

Speedup_from_Pipelining= <u>Ave_Instr_Time_Unpiped</u> <u>Ave_Instr_Time_Pipelined</u> = <u>CPI_Unpiped</u> * <u>Clock_Cycle_Unpiped</u> <u>CPI_Pipelined</u> <u>Clock_Cycle_Piped</u>

We also know that: $Ideal_CPI = \frac{CPI_Unpiped}{Pipeline_Depth}$ $CPI_Unpiped = Ideal_CPI \times Pipeline_Depth$

Substitution Yields:

Speedup_from_Pipeling= <u>
 Ideal_CPI *Pipeline_Depth</u> <u>
 Clock_Cycle_Unpiped</u> <u>
 Clock_Cycle_Piped</u>
 Clock_Cycle_Piped

24

Measuring Stall Performance

Given: Speedup_from_Pipeling = <u>Ideal_CPI * Pipeline_Depth</u> * <u>Clock_Cycle_Unpiped</u> <u>Clock_Cycle_Pipelined</u>

We can calculate CPI_Pipelined:

CPI _ Pipelined = Ideal _ CPI + Stall _ Cycles _ Per _ Instructio n

The ideal CPI is just the value 1. Substituting this in: $speedup_from_Pipelining = \frac{1*Pipeline_Depth}{1+Stall_Cycles_Per_Instruction} * \frac{Clock_Cycle_Unpiped}{Clock_Cycle_Piped}$

Assuming no overhead in pipelined clock cycles (i.e. the latch time) then the clock cycle ratio is just 1, yielding:

 $Speedup_from_Pipelining = \frac{Pipeline_Depth}{1 + Stall_Cycles_Per_Instruction}$

25

How Realistic is the Pipeline Speedup Equation?

- Good for a ballpark figure, comes close to a SWAG
- Overhead in pipeline latches shouldn't be ignored
- Effects of pipeline depth
 - Deeper pipelines have a higher probability of stalls
- Also requires additional replicated resources and higher cost $\bullet\,$ Need to run simulations with memory, I/O systems,
- cache, etc. to get a better idea of speedupNext we'll examine the myriad of problems from data hazards and control hazards to further complicate our simple pipeline